




7								
-     - <t< td=""><td>•</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	•							
7								-
	•					1		
			-					
7				C			•	
7							•	
				ן נ				•
4	<u> </u>			]				
				]				ا.
5						0		
	777							
								ŀ
								1
•								-
							n.	
							_	
							_	
	1						٥	
	-							
								-
-						_		
	-							
						-1		
1							_	
			,					
							1	
						0 0		
	J. J. J. J.							
0 5115 1115	1.508		2.505	348	3.548	hus	4.5us 5us	5.5us
		1		Time				
				₹				
	•		-					



Photobit CONFIDENTIAL

Fig. 4






FIGG

## METHOD2.

The drawbacks of the method 1 is the need to calculate the negative value in latches. Although, the negative can be substituted with the two's complement, the error because of the substitution is 1 LSB. For better accuracy one needs either a real adder in latches, or one extra calibration smallest bit.

The method proposed here is based on a negative slope convergence during the calibration, followed by positive slope approximation during the conversion. The sketch of what the convergence process will look like is presented below



The ADC circuitry and example of the operation are presented in the following drawings. Note, that both comparator outputs, negative and positive are used for operation.

Sequence of operations (calibration, conversion) is the following:

- Signal for calibration is sampled while bottom plates of calibration capacitors seat at Vref. This will allow adding some negative compensation signal during calibration. But, prior to start calibration, a positive offset is added through capacitor C offset.
- During calibration, a negative compensation code is determined and stored in latches.
- To start conversion, the calibration value must be added to the signal. This is done in two steps:
  - a) for those latches which keep "0" bottom plates during signal sampling must seat at ground
  - b) for latches with "1" they must seat at Vref.

